PTO-1449	(Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. P043D2C3C

SERIAL NUMBER 09/492,982

NT AND TRADEMARK OFFICE APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE JANUARY 27, 2000 GROUP ART UNIT

2818

U.S. PATENT DOCUMENTS

	· · · · · · · · · · · · · · · · · · ·		U.S. PATENT DUCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TNS	3,691,534	09/12/72	Veradi, et. al	365	78 8	
1	3,771,145	11/06/73	Wiener	365	240	RETO
	4,231,104	10/28/80	St.Clair	713	500	
	4,466,127	08/14/84	Ohgishi, et. al	455	1821	G 7
	4,536,795	08/20/85	Hirota, et. al	348	714	2000 NTE
	4,616,268	10/07/86	Shida, et. al	358	451	R2
	4,629,909	12/16/86	Cameron	327	211	003
	4,631,659	12/23/86	Hayne, et. al	711	167	
TUT	4,648,102	03/03/87	Riso, et. al	375	356	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO	
TNI -	EP 0424774	05/02/91	EPO				٦
TNT	EP 0449052	03/29/90	EPO				٦

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	OTTER DOCUMENTS (Incident Fraction, Title, Date, Tertificating Steel)
	Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Acess Mode
101-	DRAM," 11th European Solid State Circuits Conference, Toulouse, France pp.161-165 (Sep. 1985)
- <u>- ،</u>	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record,
1 101.	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 279-32 (Nov. 1990)
TNE	Ikeda, Hiroaki et al., "100 MHz Serial Acess Architecture for 4Md Field Memory," Symposium
(10)	of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
TNI	Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal
1.101	of Solid-State Circuits, Vol. 25, No. 3, pp. 741-747 (Jun. 1990)

EXAMINER TAW T.	Narien	DATE CONSIDERED	11/27/00
-----------------	--------	-----------------	----------

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT ATTY. DOCKET NO. P043D2C3C APPLICANT(S) FARMWALD ET AL. FILING DATE GROUP ART UNIT JANUARY 27, 2000 GROUP ART UNIT 2818

TIC	PATENT	r nactu	MENTS

			U.S. TATEITT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TNT	4,6 § 3,735	05/05/87	Novak, et. al	345	515	
i	4,672,470	06/09/87	Morimoto, et. al	386	16	
	4,719,505	01/12/88	Katznelson	348	502	
	4,825,287	04/25/89	Baji, et. al	348	720	
	4,845,677	07/04/89	Chappell, et. al	365	189.02	
	4,873,671	10/10/89	Kowshik, et. al	365	189-12	
	4,876,670	10/24/89	Nakabayashi, et. al	365	194	
TNÍ	4,901,036	02/13/90	Herold, et. al	331	25	

FOREIGN PATENT DOCUMENTS


EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLAT YES/NO	
TNT	EP 0218523	05/30/89	EPO				
TNT	EP 0282735	09/21/88	EPO				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

1121 -	K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)
TNT	Horowitz et al., "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with ON-Chip Cache", IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987)
TNT	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," 1976 IEEE International Solid-State Circuits Conference (Feb. 18, 1976)

EXAMINER TANT. NOVYEN DATE CONSIDERED W127/00

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.



	•	T 4	THEFT	DOOL	MENTS
	•	РΔ		121 16 17	WI H N I S

				U.S. PATENT DUCUMENTS			
	MINER TIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
τ	NI	4,979,145	12/18/90	Remington, et. al	711	106	
1		5,009,481	04/23/91	Kinoshita, et. al	385	33	
		5,016,226	05/14/91	Hiwada, et. al	365	233	
		5,036,495	07/30/91	Busch, et. al	365	233	
		5,111,486	05/05/92	Oliboni, et. al	375	120	
		5,123,100	06/16/92	Hisada, et. al	713	401	
		5,142,376	08/25/92	Ogura	386	29	
7	51	5,276,846	01/04/94	Aichelmann Jr., et. al	711	165	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
<u></u>						1

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Whiteside, Frank, "A Dual-Port 65ns 64Kx4 DRAM with a 50MHz Serial Output," IEEE International Solid-State Circuits Conference Digest (Feb. 1986)

International Solid-State Circuits Conference Digest (Feb. 1986)

EXAMINER TON T. NGUYEN DATE CONSIDERED W/27/36

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.





PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. P043D2C3C

SERIAL NUMBER 09/492,982

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE JANUARY 27, 2000 **GROUP ART UNIT** 2818

U.S. PATENT DOCUMENTS

	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	TNI	5,301, 278	04/05/95)4	Bowater, et. al	711	5	
	1	5,361,277	11/01/94	Grover	375	38	
)	TNI	5,684,753	11/04/97	Hashimoto, et al	365	233	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSI YES	
TNI	WO 89/12936	12/28/89	PCT	·———			
	JP 62-51509	03/06/87	Japan		_	YES	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984) Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. TNI Iqbal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (August 25, 1988) Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-TNI State Circuits, vol. SC-21, no. 5, pp. 720-726 (Oct. 1986) Bursky, Dave, "Advanced Self-Timed SRAM Pares Access Time to 5 ns," Electronic Design, pp. TNI ~145-147 (Feb. 22, 1990) Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)

4/27/00 **EXAMINER** DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.



PTO-1449 (Modified)			ATTY, DOCKET NO. P043D2C3C	SERIAL NUMBER 09/492,982			
	PARTMENT OF COM FAND TRADEMARK		APPLICANT(S) FARMWALD ET AL.				
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE JANUARY 27, 2000	GROUP ART UNIT 2818			
U.S. PATENT DOCUMENTS							
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE	
:							
]	FOREIGN PATENT DOCUMENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO	
		>					
				L			
,	OTHER DOCUMENT	S (Including Autl	hor, Title, Date, Pertinent Pages, Etc.)				
Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976)							
Gregory Uvieghara et al., "An On-Chip Smart Memory for a Data-Flow CPU," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 84-89 (Feb. 1990)							
Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct. 1988)							
			Memory-Based High-Speed Digital of Solid-State Circuits, vol. 23, no.				
Kanopoulos, Nick and Jill H. Hallenbeck, "A First-In, First-Out Memory for Signal Processing Applications," IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 5, pp. 556-558 (May 1986)							
		<u> </u>					
EXAMINER	TAN T.	NEWSE	\sim Date Considered \sim	4276	00		
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.							